Skip to main content
Log in

Determination of the optimal initial states for multiple-run RAM testing

  • Published:
Automatic Control and Computer Sciences Aims and scope Submit manuscript

Abstract

The present article considers the problem of testing modern RAM with the use of multiple-run march tests and discusses ways of increasing their efficiency through the use of optimal combinations of initial memory states. The values of the optimality characteristics of sets of initial states for two-, three-, and four-run RAM testing are determined. Numerical estimates of these characteristics along with experimental data that confirm their functional capacity are presented.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Price excludes VAT (USA)
Tax calculation will be finalised during checkout.

Instant access to the full article PDF.

Similar content being viewed by others

References

  1. Goor, A.J., Testing Semiconductor Memories. Theory and Practice, Chichester (UK): John Wiley & Sons, 1991.

    Google Scholar 

  2. Nicolaidis, M., Theory of Transparent BIST for RAMs, IEEE Trans. Computers, 1996, vol. 45, no. 10, pp. 1141–1156.

    Article  MATH  Google Scholar 

  3. Karpovsky, M.G., Yarmolik, V.N., and Goor, A.J., Pseudo-exhaustive Word-oriented DRAM Testing, in Proc. EUROTEST Conf., March 6–9, 1995, pp. 126–132.

  4. Yarmolik, S.N. and Sokol, B., Optimal Memory Address Seeds for Pattern Sensitive Faults Detection, in Proc. IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’2006), Prague, April 18–21, 2006, pp. 220–221.

  5. Yarmolik, V.N., Klimets, Y., and Demidenko, S., March PS(23N) Test for DRAM Pattern-sensitive Faults, in Seventh IEEE Asian Test Symposium (ATS), Singapore, December, 1998, pp. 354–351.

  6. Yarmolik, V.N. and Mrozek, I., Multi-Background Memory Testing, in Proc. 14th Intern. Conf. Design of Integrated Circuits and Systems, Ciechocinek (Poland), June 21–23, 2007, pp. 511–516.

  7. Niggemeyer, D., Redeker, M., and Otterstedt, J., Integration of Non-classical Faults in Standard March Tests, in IEEE Workshop on Memory Technology, Design and Testing, San Jose, August 1998.

  8. Yarmolik, S.V. and Yarmolik, V.N., Memory Address Generation for Multiple Run March Tests with Different Average Hamming Distance, in Proc. IEEE East-West Design & Test Workshop, Sochi (Russia), September 15–19, 2006, pp. 212–216.

  9. Yarmolik, S.V. and Yarmolik, V.N., Multiple-Run Nondestructive March Tests with Changing Address Sequences, Avtom. telemekhan., 2007, no. 4, pp. 126–137.

  10. Tubbs, J.D., A Note on Binary Template Matching, Pattern Recognition, 1989, vol. 22, no. 4, pp. 359–356.

    Article  Google Scholar 

  11. Zhang, B. and Srihari, S.N., Binary Vector Dissimilarities for Handwriting Identification, in Proc. SPIE, Document Recognition and Retrieval, Santa Clara, January, 2003.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to S. V. Yarmolik.

Additional information

Original Russian Text © S.V. Yarmolik, A.N. Kurbatskii, V.N. Yarmolik, 2008, published in Avtomatika i Vychislitel’naya Tekhnika, 2008, No. 3, pp. 15–23.

About this article

Cite this article

Yarmolik, S.V., Kurbatskii, A.N. & Yarmolik, V.N. Determination of the optimal initial states for multiple-run RAM testing. Aut. Conrol Comp. Sci. 42, 120–125 (2008). https://doi.org/10.3103/S0146411608030024

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.3103/S0146411608030024

Key words

Navigation