A Method for Implementing a SHA256 Hardware Accelerator Inside an Quantum True Random Number Generator (QTRNG) | IEEE Conference Publication | IEEE Xplore