- Jan L. Heath, "A Study of Reduced Instruction Set Computers", M.S. Thesis, EEE Dept., North Dakota State University, 1983Google Scholar
- R. Grappel, and J. Hemenway, "A tale of four uPs: Benchmarks quantify performance," Electronic Desian News. Vol. 26, No. 7, April I, 1981, pp. 179--265.Google Scholar
- D. Patterson, and C. Sequin, "A VLSI RISC," IEEE Comuter. Vol. 15, No. 9, September, 1982, pp. 8--18.Google ScholarDigital Library
- R. Piepho, "Comparative Evaluation of the RISC I Architecture Via the Computer Family Architecture Benchmarks," Research Project, University of California, Berkeley, August 17, 1981.Google Scholar
- D. Patterson, and D. Ditzel, "The Case for the Reduced Instruction Set Computer," Computer Architecture News. Vol. 8, No. 6, October, 1980, pp. 25--33. Google ScholarDigital Library
- D. Fitzpatrick, D. Patterson, C. Sequin, et al., "A RISCy Approach to VLSI," Computer Architecture News. Vol. 10, No. 1, March 1982, pp. 28--32. Google ScholarDigital Library
- R. Colwell, C. Hitchcock III, E. Jensen, "Peering Through the RISC/CISC Fog: An Outline of Research," Cormputer Architecture News. Vol. 11, No. 1, March 1983, pp. 44--50. Google ScholarDigital Library
Index Terms
- Re-evaluation of the RISC I
Recommendations
A microcoded RISC
A new, microcoded, RISC-type system is proposed and presented. The microcode is stored in a 256 x 64 PROM Nanomemory in the CPU. The 8-bit opcode of each instruction is a direct address to the Nanomemory. Each Nanomemory 64-bit word (horizontal ...
Performance evaluation of the IBM RISC System/6000: comparison of an optimized scalar processor with two vector processors
Supercomputing '90: Proceedings of the 1990 ACM/IEEE conference on SupercomputingRISC System/6000 computers are workstations with a reduced instruction set processor recently developed by IBM. This report details the performance of the 6000-series computers as measured using a set of portable, standard-Fortran, computationally-...
The HP PA-8000 RISC CPU
The PA-8000 RISC CPU is the first implementation of a new generation of microprocessors from Hewlett-Packard Company. The processor was designed for high-end systems and to support the new 64-bit PA-RISC 2.0 architecture. The aggressive four-way ...
Comments