Edoardo Charbon
- 1.R. Gharpurey, Modeling and Analysis of Substrate Coupling in ICs, PhD thesis, University of California at Berkeley, May 1995.Google Scholar
- 2.T. A. Johnson, R. W. Knepper, V. Marcello and W. Wang, "Chip Substrate Resistance Modeling Technique for Integrated Circuit Design", IEEE Trans. on Computer Aided Design, vol. CAD-3, pp. 126-134, 1984.Google Scholar
- 3.D. K. Su, M. Loinaz, S. Masui and B. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed- Signal Integrated Circuits", IEEE Journal of Solid State Circuits, vol. SC-28, n. 4, pp. 420-430, April 1993.Google ScholarCross Ref
- 4.K. Joardar, "A Simple Approach to Modeling Cross-Talk in Integrated Circuits", IEEE Journal of Solid State Circuits, vol. SC-29, n. 10, pp. 1212-1219, October 1994.Google ScholarCross Ref
- 5.F. J. R. Clement, E. Zysman M. Kayal and M. Declercq, "LAYIN: Toward a Global Solution for Parasitic Coupling Modeling and Visualization", in Proc. IEEE Custom Integrated Circuit Conference, pp. 537-540, May 1994.Google ScholarCross Ref
- 6.B. R. Stanisic, N. K. Verghese, D. J. Allstot, R. A. Rutenbar and L. R. Carley, "Addressing Substrate Coupling in Mixed-Mode ICs: Simulation and Power Distribution Synthesis", IEEE Journal of Solid State Circuits, vol. SC-29, n. 3, pp. 226-237, March 1994.Google ScholarCross Ref
- 7.N. K. Verghese, T. Schmerbeck and D. J. Allstot, Simulation Techniques and Solutions for Mixed-Signal Coupling in ICs, Kluwer Academic Publ., Boston, MA, 1995. Google ScholarDigital Library
- 8.T. Smedes, N. P. van der Mejis and A. J. Genderen, "Boundary Element Methods for 3D Capacitance and Substrate Resistance Calculations in Inhomogeneous Media in a VLSI Layout Verification Package", Advances in Engineering Software, vol. 20, n. 1, pp. 19-27, 1994. Google ScholarDigital Library
- 9.T. Smedes, N. P. van der Meijs and A. J. van Genderen, "Extraction of Circuit Models for Substrate Cross-Talk", in Proc. IEEE International Conference on Computer Aided Design, pp. 199- 206, November 1995. Google ScholarDigital Library
- 10.R. Gharpurey and R. G. Meyer, "Modeling and Analysis of Substrate Coupling in ICs", IEEE Journal of Solid State Circuits, vol. SC-31, n. 3, pp. 344-353, March 1996.Google ScholarCross Ref
- 11.S. Kapur and D. E. Long, "IES3: Efficient Electrostatic and Electromagnetic Simulation", IEEE Computational Science and Engineering, vol. 5, n. 4, pp. 60-67, October-December 1998. Google ScholarDigital Library
- 12.A. L. Sangiovanni-Vincentelli, "Circuit Simulation", in Computer Design Aids for VLSI Circuits, pp. 19-112, P. Antognetti and D. O. Pederson and H. DeMan Eds., Sijthoff & Noordhoff (The Netherlands), 1980.Google Scholar
- 13.I. Vassiliou, H. Chang, A. Demir, E. Charbon, P. Miliozzi and A. L. Sangiovanni-Vincentelli, "A Video Driver System Designed Using a Top-Down, Constraint-Driven Methodology", in Proc. IEEE International Conference on Computer Aided Design, pp. 463-468, November 1996. Google ScholarDigital Library
- 14.A. J. van Genderen, N. P. van der Mejis and T. Smedes, "Fast Computation of Substrate Resistances in Large Circuits", in Proc. European Design and Test Conference, pp. 560-565, March 1996. Google ScholarDigital Library
- 15.M. Chou and J. White, "Multilevel integral equation methods for the extraction of substrate coupling parameters in mixed-signal IC's", in Proc. IEEE/ACM Design Automation Conference, pp. 20-25, June 1998. Google ScholarDigital Library
- 16.J. P. Costa, M. Chou and L. M. Silveira, "Precorrected-DCT Techniques for Modeling and Simulation of Substrate coupling in mixedsignal IC's", in Proc. IEEE International Symposium on Circuits and Systems, volume 6, pp. 358-362, May 1998.Google Scholar
- 17.J. R. Phillips and J. White, "Precorrected-FFT Method for Capacitance Extraction of Complicated 3-D Structures", in Proc. IEEE International Conference on Computer Aided Design, pp. 268-271, November 1994. Google ScholarDigital Library
- 18.C. Hu, VLSI Electronics: Microstructure Science, volume 18, Academic Press, New York, 1981.Google Scholar
- 19.P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, J. Wiley & Sons, New York, 1977. Google ScholarDigital Library
Recommendations
Subsetting the SPEC CPU2006 benchmark suite
On August 24, 2006, the Standard Performance Evaluation Corporation (SPEC) announced CPU2006 -- the next generation of industry-standardized CPU-intensive benchmark suite. The SPEC CPU benchmark suite has become the most frequently used suite for ...
A Benchmark Characterization of the EEMBC Benchmark Suite
Benchmark consumers expect benchmark suites to be complete, accurate, and consistent, and benchmark scores serve as relative measures of performance. However, it is important to understand how benchmarks stress the processors that they aim to test. This ...
Savina - An Actor Benchmark Suite: Enabling Empirical Evaluation of Actor Libraries
AGERE! '14: Proceedings of the 4th International Workshop on Programming based on Actors Agents & Decentralized ControlThis paper introduces the Savina benchmark suite for actor-oriented programs. Our goal is to provide a standard benchmark suite that enables researchers and application developers to compare different actor implementations and identify those that ...
Comments