A. Cockburn
Abstract
The checksum algorithm recommended in the OSI transport-protocol specfications is an arithemetic checksum algorithm which makes heavy use of base-255 addition. In this technical note, an efficient implementation of the recommended checksum algorithm is derived, using 8-bit unsigned addition as the base for an inexpensive modulo-255 addition.
- [Bricker86] Bricker, A., Landweber, L., Lebeck, T., Vernon, M., "ISO Transport Protocol Experiments", Publication MTR-8600002, MITRE Corporation, Washingtom C31 Division, 1820 Dolley Madison Boulevard, McLean, Virginia, January 1986; also Computer Science Technical Report, University of Wisconsin, forthcoming.Google Scholar
- [Fletcher82] Fletcher, J., IEEE Trans. Commun., Vol. COM-30, No. 1, January, 1982, pp. 247-252.Google Scholar
- [Nakassis86] Nakassis, A., "Fletcher's Error Detection Algorithm: How to implement it efficiently and how to avoid the most common pitfalls", Publication ICST/SNA-86-4, Systems and Network Architecture Division, Institute for Computer Sciences and Technology, National Bureau of Standards, January 1986.Google Scholar
- [OSI-TP] "Information Processing Systems - Open Systems Interconnection - Transport Protocol Specification," ISO/DIS 8073, September 1984.Google Scholar
Index Terms
- Efficient implementation of the OSI transport protocol checksum algorithm using 8/16-bit arithmetic
Recommendations
A 16-Bit by 16-Bit MAC Design Using Fast 5: 3 Compressor Cells
3:2 counters and 4:2 compressors have been widely used for multiplier implementations. In this paper, a fast 5:3 compressor is derived for high-speed multiplier implementations. The fast 5:3 compression is obtained by applying two rows of fast 2-bit ...
Novel 8-bit reversible full adder/subtractor using a QCA reversible gate
Conventional digital circuits consume a considerable amount of energy. If bits of information remain during logical operations, power consumption decreases considerably because the data bits in reversible computations are not lost. The types of ...
Efficient Function Implementation for Bit-Serial Parallel Processors
Parallel processors with bit-serial processing elements (PE's) usually implement arithmetic functions by a sequence of word-level arithmetic operations; however, basic operations must be specified at the bit level. In this correspondence the possibility ...
Comments