ABSTRACT
Content addressable memory is one of the most frequently used technologies in Data-centric applications due to its exceptional search parallelism capability. SRAM cells were initially used to implement CAM designs. Recent innovations proposed using compact nonvolatile memories instead. FeFETs emerged as a multi-level NVM device with promising potential and 2T FeFET CAM designs were studied. In this paper, a new potential is discussed for increasing the density efficiency of FeFET CAM architectures by adapting higher-dimensional encoding using 3T and 4T CAM designs. We propose a scalable greedy search algorithm for maximizing encoding capabilities. We compare the density, latency, accuracy, and energy consumption of our designs to standard 2T architecture demonstrating a 4x and 8x decrease in fail probability with up to 16% and 26.5% increase in memory density (bits/unit-area) in the 3T and 4T designs respectively.
- H.J. Chao. 2002. Next generation routers. Proc. IEEE (2002). https://doi.org/10. 1109/JPROC.2002.802001Google Scholar
Cross Ref
- Alessandro Fumarola et al. 2016. Accelerating machine learning with Non-Volatile Memory: Exploring device and circuit tradeoffs. In 2016 ICRC. https: //doi.org/10.1109/ICRC.2016.7738684Google ScholarCross Ref
- Ava J. Tan et al. 2020. Experimental Demonstration of a Ferroelectric HfO2- Based Content Addressable Memory Cell. IEEE Electron Device Letters (2020). https://doi.org/10.1109/LED.2019.2963300Google ScholarCross Ref
- Catherine E. Graves et al. 2020. In-Memory Computing with Mem- ristor Content Addressable Memories for Pattern Matching. Ad- vanced Materials (2020). https://doi.org/10.1002/adma.202003437 arXiv:https://onlinelibrary.wiley.com/doi/pdf/10.1002/adma.202003437Google ScholarCross Ref
- Chao Li et al. 2020. A scalable design of multi-bit ferroelectric content addressable memory for data-centric computing. In IEDM. IEEE.Google Scholar
- Jing Li et al. 2014. 1 Mb 0.41 μm2 2T-2R Cell Nonvolatile TCAM With Two- Bit Encoding and Clocked Self-Referenced Sensing. IEEE JSSCC (2014). https: //doi.org/10.1109/JSSC.2013.2292055Google ScholarCross Ref
- Mohammed Fouda et al. 2022. In-memory associative processors: Tutorial, poten- tial, and challenges. IEEE Transactions on Circuits and Systems II: Express Briefs 69, 6 (2022), 2641--2647.Google ScholarCross Ref
- O. Bekdache et al. [n. d.]. Scalable Complementary FeFET CAM Design. ISCAS 2023.Google Scholar
- Robert Karam et al. 2015. Emerging Trends in Design and Applications of Memory-Based Computing and Content-Addressable Memories. Proc. IEEE (2015). https://doi.org/10.1109/JPROC.2015.2434888Google ScholarCross Ref
- Ramin Rajaei et al. 2021. Compact Single-Phase-Search Multistate Content- Addressable Memory Design Using One FeFET/Cell. IEEE TED (2021). https: //doi.org/10.1109/TED.2020.3039477Google ScholarCross Ref
- Thomas Mikolajick et al. 2021. The Case for Ferroelectrics in Future Memory Devices. In 2021 IEEE EDTM. https://doi.org/10.1109/EDTM50988.2021.9420821Google ScholarCross Ref
- Xunzhao Yi et al. 2020. FeCAM: A Universal Compact Digital and Analog Content Addressable Memory Using Ferroelectric. IEEE Transactions on Electron Devices 67, 7 (2020), 2785--2792. https://doi.org/10.1109/TED.2020.2994896Google ScholarCross Ref
- Yu Qian et al. 2021. Energy-Aware Designs of Ferroelectric Ternary Content Addressable Memory. In 2021 DATE. https://doi.org/10.23919/DATE51398.2021. 9474234Google ScholarCross Ref
- K. Pagiamtzis and A. Sheikholeslami. [n. d.]. Content-addressable memory (CAM) circuits and architectures: a tutorial and survey. IEEE JSSCC ([n. d.]). https: //doi.org/10.1109/JSSC.2005.864128Google ScholarCross Ref
- Xunzhao et al. Yin. 2019. An Ultra-Dense 2FeFET TCAM Design Based on a Multi-Domain FeFET Model. IEEE TCASII (2019). https://doi.org/10.1109/TCSII. 2018.2889225Google ScholarCross Ref
Index Terms
- High-Density FeFET-based CAM Cell Design Via Multi-Dimensional Encoding
Recommendations
FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interface
ISLPED '20: Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and DesignCompute-in-memory (CiM) is a promising method for mitigating the memory wall problem in data-intensive applications. The proposed bitwise logic-in-memory (BLiM) is targeted at data intensive applications, such as database, data encryption. This work ...
Optimizing video application design for phase-change RAM-based main memory
Video applications including video codecs place a large traffic demand on main memory. Emerging memory technology, such as phase-change RAM (PRAM) tends to suffer from the write endurance problem, in which the maximum number of writes is limited. Thus, ...
Understanding the trade-offs in multi-level cell ReRAM memory design
DAC '13: Proceedings of the 50th Annual Design Automation ConferenceResistive Random Access Memory (ReRAM) is one of the most promising emerging memory technologies as a potential replacement for DRAM memory and/or NAND Flash. Multi-level cell (MLC) ReRAM, which can store multiple bits in a single ReRAM cell, can ...
Comments