R. Sakthivel
ABSTRACT
This paper presents about the design of a low power 10-bit 50-M sample /sec Sample and Hold amplifier. A sample and hold amplifier (SHA) acts as a front end block for an Analog Digital Circuit (ADC). To realize a low power SHA, a power efficient Operational Tran-conductance Amplifier (OTA) is to be designed and used. In the literature, many topologies of OTA are proposed for low power. In this paper, an Improved Recycling Folded Cascade (IRFC) OTA existing in the literature is used for realizing SHA and is proposed. In addition to this the SHA includes bottom plate sampling and bootstrap switch to reduce the non-linear distortion. The IRFC OTA used in the design of SHA is implemented using TSMC 90 nm Process. It achieves a DC gain of 73 dB, Unity Gain Bandwidth (UGB) of 70 MHz and with a phase margin of 63 degrees. The proposed SHA is designed and simulated using spectre simulator. From the simulation, it is noted that the SHA achieves a Spurious Free Dynamic Range (SFDR) of 63.44dB and SNDR of 60.6dB for a sampling frequency of 50MS/s with a peak-peak voltage of 1.2 Volts. The S/H circuit consumes 0.44mW of power.
- B Razavi, B., 2001. Design of analog CMOS integrated circuits. Tsinghua University Press. Google Scholar
Digital Library
- Nakamura, K. and Carley, L.R., 1991, May. A current-based positive-feedback technique for efficient cascode bootstrapping. In VLSI Circuits, 1991. Digest of Technical Papers. 1991 Symposium on (pp. 107--108). IEEE.Google Scholar
- Assaad, R.S. and Silva-Martinez, J., 2009. The recycling folded cascode: A general enhancement of the folded cascode amplifier. IEEE Journal of Solid-State Circuits, 44(9), pp. 2535--2542.Google ScholarCross Ref
- Sakthivel, R., Vani, N.S., Vincent, D.L. and Jeysingh, D., 2013, March. Design of high quality factor fully-differential CMOS current conveyor for a complex filter application. In Circuits, Power and Computing Technologies (ICCPCT), 2013 International Conference on (pp. 966--969). IEEE.Google Scholar
- Abo, A.M., 1999. Design for reliability of low-voltage, switched-capacitor circuits.Doctor of Philosophy in Electrical Engineering, University of California Berkeley.Google Scholar
- Lewis, S.H. and Gray, P.R., 1987. A pipelined 5-Msample/s 9-bit analog-to-digital converter. IEEE Journal of Solid-State Circuits, 22(6), pp. 954--961.Google ScholarCross Ref
- Wang, H., Hong, H., Sun, L. and Yu, Z., 2011, October. A sample-and-hold circuit for 10-bit 100MS/s pipelined ADC. In ASIC (ASICON), 2011 IEEE 9th International Conference on(pp. 480--483). IEEE.Google Scholar
- Trivedi, R., 2006, August. Low power and high speed sample-and-hold circuit. In Circuits and Systems, 2006. MWSCAS'06. 49th IEEE International Midwest Symposium on (Vol. 1, pp. 453--456). IEEE.Google ScholarCross Ref
- Nakamura, K. and Carley, L.R., 1992. An enhanced fully differential folded-cascode op amp.IEEE Journal of Solid-State Circuits, 27(4), pp. 563--568.Google Scholar
- Xubin, Z., Weining, N. and Yin, S., 2009. A 10-bit 50-MS/s sample-and-hold circuit with low distortion sampling switches. Journal of Semiconductors, 30(5), p. 055011.Google ScholarCross Ref
Index Terms
- A Low Power 10 bit 50-MS/s Sample and Hold OTA Amplifier
Recommendations
A 24.5 mW, 10-bit, 50 MS/sec CMOS pipelined analogue-to-digital converter
This paper presents the design of a low-power, medium-resolution, high-speed pipelined analogue-to-digital converter (ADC). A low-power front-end track-and-hold amplifier (THA) is realised to reduce sampling time uncertainty error. The paper also ...
A systematic design approach for low-power 10-bit 100MS/s pipelined ADC
A systematic design approach for low-power 10-bit, 100MS/s pipelined analog-to-digital converter (ADC) is presented. At architectural level various per-stage-resolution are analyzed and most suitable architecture is selected for designing 10-bit, 100MS/...
A 10-bit 60-MS/s low-power pipelined ADC with split-capacitor CDS technique
In this brief, a split-capacitor correlated double sampling (SC-CDS) technique is proposed to improve the performance of CDS. Using the proposed technique, low-gain operational amplifiers (op-amps) can be employed to implement a low-power pipelined ...
Comments