Yong Hu
Ulf Schlichtmann
ABSTRACT
With increasing density on circuits, more cores are integrated. Networks-on-chip (NoCs) is emerged as a solution for interconnect. Many router architectures, NoC topologies and routing algorithms are developed to improve NoC design. This brings a large design space to explore. The exploration requires various models and tools to evaluate NoCs. So this paper proposes a model-based framework that can integrate different evaluation together. Each NoC design is processed as one model using Eclipse Modelling Framework (EMF). Models can be used in code generation to generate different evaluation models, including ORION, SystemC and LISNoC Verilog description. An execution is further developed to compile, execute and synthesize models. The framework is experimented with both a real multi-media application and random traffic tests. Various aspects of evaluation are reported, including latency, throughoutput, buffer utilization, area, power and so on.
- V. Catania, A. Mineo, S. Monteleone, M. Palesi, and D. Patti. 2015. Noxim: An open, extensible and cycle-accurate network on chip simulator. In 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP). 162--163.Google Scholar
- Freemarker. 2016. (2016). http://freemarker.org/index.htmlGoogle Scholar
- Jingcao Hu and R. Marculescu. 2005. Energy- and performance-aware mapping for regular NoC architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24, 4 (April 2005), 551--562. Google ScholarDigital Library
- N. Jiang, J. Balfour, D. U. Becker, B. Towles, W. J. Dally, G. Michelogiannakis, and J. Kim. 2013. A detailed and flexible cycle-accurate Network-on-Chip simulator. In Performance Analysis of Systems and Software (ISPASS), 2013 IEEE International Symposium on. 86--96.Google Scholar
- J. M. Joseph, S. Wrieden, C. Blochwitz, A. Garca-Oritz, and T. Pionteck. 2016. A simulation environment for design space exploration for asymmetric 3D-Network-on-Chip. In 2016 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). 1--8.Google Scholar
- A. B. Kahng, B. Lin, and S. Nath. 2012. Explicit modeling of control and data for improved NoC router estimation. In Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE. 392--397. Google ScholarDigital Library
- CEF manual. 2016. (2016). https://sites.google.com/site/nanocproject/communication-exchange-format-cefGoogle Scholar
- S. Wallentowitz, A. Lankes, A. Zaib, T. Wild, and A. Herkersdorf. 2012. A framework for Open Tiled Manycore System-On-Chip. In 22nd International Conference on Field Programmable Logic and Applications (FPL). 535--538.Google Scholar
Recommendations
Application-specific network-on-chip design space exploration framework for neuromorphic processor
CF '20: Proceedings of the 17th ACM International Conference on Computing FrontiersNeuromorphic processors can support the design of various Spiking Neural Networks (SNN) to deal with different tasks, such as recognition and tracking. Neuromorphic processors use Network-on-Chip (NoC) to support communication between neurons in SNN. ...
P-NoC: Performance Evaluation and Design Space Exploration of NoCs for Chip Multiprocessor Architecture Using FPGA
AbstractThe network-on-chip (NoC) has emerged as an efficient and scalable communication fabric for chip multiprocessors (CMPs) and multiprocessor system on chips (MPSoCs). The NoC architecture, the routers micro-architecture and links influence the ...
Design Exploration of Optical Interconnection Networks for Chip Multiprocessors
HOTI '08: Proceedings of the 2008 16th IEEE Symposium on High Performance InterconnectsThe Network-on-Chip (NoC) paradigm has emerged as a promising solution for providing connectivity among the increasing number of cores that get integrated into both systems-on chip(SoC) and chip multiprocessors (CMP). In future high performance CMPs, ...
Comments