Saman Kiamehr
ABSTRACT
Power/energy reduction is of uttermost importance for applications with stringent power/energy budget such as ultra-low power and energy-harvested systems. Aggressive voltage scaling and in particular Near-Threshold Computing (NTC) is a promising approach to reduce the power and energy consumption. However, reducing the supply voltage leads to drastic performance variation induced by process and runtime variation. Temperature variation is one of the major sources of performance variation. In this paper, we study the impact of temperature variation on the circuit behavior at near threshold region and show that the ambient temperature has a huge impact on the metrics such as circuit delay, power and energy consumption. We also propose a low-cost, ambient temperature-aware voltage scaling technique to reduce the unnecessary energy overhead caused by temperature variation. Simulation results show that our proposed approach reduces the energy consumption by more than 3X.
- R. G. Dreslinski et al., "Near-threshold computing: Reclaiming moore's law through energy efficient integrated circuits," Proceedings of the IEEE, vol. 98, no. 2, pp. 253--266, 2010.Google Scholar
Cross Ref
- H. Kaul phet al., "Near-threshold voltage (ntv) design: opportunities and challenges," in DAC, 2012. Google ScholarDigital Library
- D. Marković phet al., "Ultralow-power design in near-threshold region," Proceedings of the IEEE, vol. 98, no. 2, pp. 237--252, 2010.Google ScholarCross Ref
- X. Lin phet al., "Joint sizing and adaptive independent gate control for finfet circuits operating in multiple voltage regimes using the logical effort method," in ICCAD, 2013. Google ScholarDigital Library
- L. Chang phet al., "A 5.3 ghz 8t-sram with operation down to 0.41 v in 65nm cmos," in VLSI Circuits, 2007.Google Scholar
- B. H. Calhoun and A. P. Chandrakasan, "A 256-kb 65-nm sub-threshold sram design for ultra-low-voltage operation," phSolid-State Circuits, IEEE Journal of, vol. 42, no. 3, pp. 680--688, 2007.Google Scholar
- G. Chen phet al., "Yield-driven near-threshold sram design," phVery Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol. 18, no. 11, pp. 1590--1598, 2010. Google ScholarDigital Library
- R. G. Dreslinski phet al., "Reconfigurable energy efficient near threshold cache architectures," in Microarchitecture, 2008. MICRO-41. 2008 41st IEEE/ACM International Symposium on. 1em plus 0.5em minus 0.4em IEEE, 2008, pp. 459--470. Google ScholarDigital Library
- B. Zhai et al., "Energy efficient near-threshold chip multi-processing," in Proceedings of the 2007 international symposium on Low power electronics and design. 1em plus 0.5em minus 0.4em ACM, 2007, pp. 32--37. Google ScholarDigital Library
- B. Paul et al., "Device optimization for ultra-low power digital sub-threshold operation," in ISLPED, 2004. Google ScholarDigital Library
- M. Wieckowski et al., "Timing yield enhancement through soft edge flip-flop based design." in CICC, 2008, pp. 543--546.Google Scholar
- V. Joshi phet al., "Soft-edge flip-flops for improved timing yield: design and optimization," in ICCAD, 2007. Google ScholarDigital Library
- G. Gammie phet al., "A 45nm 3.5 g baseband-and-multimedia application processor using adaptive body-bias and ultra-low-power techniques," in ISSCC, 2008.Google Scholar
- D. Bortolotti phet al., "An ambient temperature variation tolerance scheme for an ultra low power shared-l1 processor cluster," in Digital System Design (DSD), Euromicro Conference on. 1em plus 0.5em minus 0.4em IEEE, 2013, pp. 625--632. Google ScholarDigital Library
- H. Chen phet al., "Opportunistic turbo execution in ntc: exploiting the paradigm shift in performance bottlenecks," in DAC, 2015. Google ScholarDigital Library
- "Hotspot," http://lava.cs.virginia.edu/HotSpot/.Google Scholar
- S. R. Vangal phet al., "A solar-powered 280mv-to-1.2 v wide-operating-range ia-32 processor," in ICICDT, 2014.Google Scholar
- Y. Liu phet al., "Thermal vs energy optimization for dvfs-enabled processors in embedded systems," in ISQED, 2007. Google ScholarDigital Library
- T. S. Muthukaruppan phet al., "Hierarchical power management for asymmetric multi-core in dark silicon era," in DAC, 2013. Google ScholarDigital Library
- J. Lee and N. S. Kim, "Optimizing throughput of power-and thermal-constrained multicore processors using dvfs and per-core power-gating," in DAC, 2009. Google ScholarDigital Library
- C. R. Lefurgy et al., "Active management of timing guardband to save energy in power7," in MICRO, 2011. Google ScholarDigital Library
- ----, "Active guardband management in power7 to save energy and maintain reliability," Micro, IEEE, vol. 33, no. 4, pp. 35--45, 2013. Google ScholarDigital Library
Index Terms
- Temperature-aware Dynamic Voltage Scaling for Near-Threshold Computing
Recommendations
Temperature-Aware Dynamic Voltage Scaling to Improve Energy Efficiency of Near-Threshold Computing
Power and energy reduction is of uttermost importance for applications with stringent power/energy budget such as ultralow power and energy-harvested systems. Aggressive voltage scaling and in particular near-threshold computing is a promising approach to ...
The limit of dynamic voltage scaling and insomniac dynamic voltage scaling
Dynamic voltage scaling (DVS) is a popular approach for energy reduction of integrated circuits. Current processors that use DVS typically have an operating voltage range from full to half of the maximum Vdd. However, there is no fundamental reason why ...
Voltage scaling for 3-D ICs
Three-dimensional (3-D) integration has great potential to improve the power and performance of integrated circuits. Speed improvements in 3-D ICs originate from the reduction of interconnect (RC) delay at the critical paths. The decrease in the power ...
Comments