Wang Kang
Weisheng Zhao
ABSTRACT
STT-MRAM has been considered as one of the most promising nonvolatile memory candidates in the next-generation of computer architecture. However, the read reliability and dynamic write power concerns greatly hinder its practical application. In this paper, we propose a synergistic solution, namely pseudo-differential sensing (PDS), to jointly address these two concerns. Three techniques, including cell cluster, asymmetric sensing amplifier (ASA) and self-error-detection-correction (SEDC), are proposed to implement the PDS concept. Our experimental results show that the PDS scheme with the 3T3MTJ cell cluster can reduce the area (~21.7%) and write power (~25.6%) of the differential sensing (DS) scheme while improve the read reliability (read margin, ~35.6%) of the typical sensing (TS) scheme for a 16 Mbit cache. Furthermore, the PDS scheme with the 1T3MTJ cell cluster can outperform both the TS and DS schemes in terms of area (~40.0%, ~66.1%), read latency (~16.6%, ~32.1%), read power (~16.7%, ~37.1%), write latency (~5.4%, 16.3%) and write power (~18.6%, ~43.4%).
- "International Technology Roadmap for Semiconductors". Online http://www.itrs.net/, 2013.Google Scholar
- C. J. Xue et al., "Emerging non-volatile memories: opportunities and challenges", in IEEE/ACM/IFIP Int. Conf. Hardware/Software codesign and system synthesis, pp. 325--334, 2011. Google ScholarDigital Library
- H.-S. Philip Wong and S. Salahuddin, "Memory leads the way to better computing", Nature Nanotechnol., vol. 10, pp. 191--194, 2015.Google ScholarCross Ref
- G. W. Burr, et al., "Overview of candidate device technologies for storage-class memory", IBM J. Res. Dev., vol. 52, no. 4.5, pp. 449--464, 2008. Google ScholarDigital Library
- W. Kang, et al., "Spintronics: Emerging ultra-low power circuits and systems beyond MOS technology", ACM J. Emerg. Technol. Comput. Syst., vol. 12, no. 2, Article 16, 2015. Google ScholarDigital Library
- A. Jog, et al., Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs, in ACM/EDAC/IEEE DAC, pp. 1187--1192, 2012. Google ScholarDigital Library
- D. Lee and K. Roy, "Energy-delay optimization of the STT-MRAM write operation under process variations. IEEE Trans. Nanotechnol., vol. 13, no. 4, pp. 714--723, 2014.Google ScholarCross Ref
- D. Suzuki, et al. "Cost-efficient self-terminated write driver for spin-transfer-torque RAM and logic", IEEE Trans. Magn., vol. 50, no. 11, pp. 3402104, 2014.Google ScholarCross Ref
- Y. Zhang et al., "Read Performance: The Newest Barrier in Scaled STT-RAM", IEEE Trans. VLSI., vol. 23, no. 6, pp. 1170--1174, 2015.Google ScholarDigital Library
- W. Kang, et al., "Variation-tolerant and disturbance-free sensing circuit for deep nanometer STT-MRAM". IEEE Trans. Nanotechnol., vol. 13, no. 6, pp. 1088--1092, 2014.Google ScholarCross Ref
- R. Sbiaa, et al., "Reduction of switching current by spin transfer torque effect in perpendicular anisotropy magneto-resistive devices", J. Appl. Phys., vol. 109, no. 7, pp. 07C707, 2011.Google ScholarCross Ref
- E. Eken, et al. "A new field-assisted access scheme of STT-RAM with self-reference capability", in ACM/EDAC/IEEE DAC, pp. 1--6, 2014. Google ScholarDigital Library
- P. Zhou, et al. "Energy reduction for STT-RAM using early write ermination", in IEEE/ACM ICCAD, pp. 264--268, 2009. Google ScholarDigital Library
- R. Bishnoi, et al., "Avoiding unnecessary write operations in STT-MRAM for low power implementation", in ISQED, pp. 548--553, 2014.Google ScholarCross Ref
- H. Tanizaki, et al., "A high-density and high-speed 1T-4MTJ MRAM with voltage offset self-reference sensing scheme", in IEEE ASSCC, pp. 303--306, 2006.Google ScholarCross Ref
- Y. Chen, et al., "A nondestructive self-reference scheme for spin-transfer torque random access memory (STT-RAM)," in IEEE DATE, pp. 148--153, 2010. Google ScholarDigital Library
- H. Noguchi, et al., "Variable nonvolatile memory arrays for adaptive computing systems", in IEEE IEDM., pp. 25.4.1-25.4.4, 2013.Google ScholarCross Ref
- W. Kang, et al, Reconfigurable codesign of STT-MRAM under process variations in deeply scaled technology. IEEE Trans. Electron Devices, vol. 62, no. 6, pp. 1769--1777, 2015.Google ScholarCross Ref
- J. C. Slonczewski, "Current-driven excitation of magnetic multilayers," J. Magn. Magn. Mater., vol. 159, nos-. 1-2, pp. L1--L7, 1996.Google ScholarCross Ref
- Y. Zhang, et al., "Asymmetry of MTJ Switching and Its Implication to the STT-RAM Designs", in IEEE DATE, pp. 1313--1318, 2012. Google ScholarDigital Library
- J. Kim, et al., "A novel sensing circuit for deep submicron spin transfer torque MRAM (STT-MRAM)". IEEE Trans. VLSI. Syst., vol. 20, no. 1, pp. 181--186, 2012. Google ScholarDigital Library
- W. Kang, et al, High reliability sensing circuit for deep submicron spin transfer torque magnetic random access memory. Electron. Lett., vol. 49, no. 20, pp. 1283--1285, 2013.Google ScholarCross Ref
- W. S. Zhao, et al., "Failure and reliability analysis of STT-MRAM," Microelectron. Releliability., vol. 52, no. 9, pp. 1848--1852, 2012.Google ScholarCross Ref
- M. C. Gaidis, et al., "Two-level BEOL processing for rapid iteration in MRAM development", IBM J. Res. Dev., vol. 50, no. 1, pp. 41--54, 2006. Google ScholarDigital Library
- Y. Zhang, et al., "Compact model of subvolume MTJ and its design application at nanoscale technology nodes", IEEE Trans. Electron Devices, vol. 62, no. 6, pp. 2048--2055, 2015.Google ScholarCross Ref
- X. Dong et al., "Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory", IEEE Trans. Comput. Aided Des. Integr. Circ. Syst., vol. 31, no. 7, pp. 994--1007, 2012. Google ScholarDigital Library
Index Terms
- PDS: pseudo-differential sensing scheme for STT-MRAM
Recommendations
Survey of STT-MRAM Cell Design Strategies: Taxonomy and Sense Amplifier Tradeoffs for Resiliency
Special Issue on Hardware and Algorithms for Learning On-a-chip and Special Issue on Alternative Computing SystemsSpin-Transfer Torque Random Access Memory (STT-MRAM) has been explored as a post-CMOS technology for embedded and data storage applications seeking non-volatility, near-zero standby energy, and high density. Towards attaining these objectives for ...
Impact of process-variations in STTRAM and adaptive boosting for robustness
DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & ExhibitionSpin-Torque Transfer Random Access Memory (STTRAM) is a promising technology for high density on-chip cache due to low standby power. Additionally, it offers fast access time, good endurance and retention. However, it suffers from poor write latency and ...
Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors
DAC '12: Proceedings of the 49th Annual Design Automation ConferenceMLC STT-MRAM (Multi-level Cell Spin-Transfer Torque Magnetic RAM), an emerging non-volatile memory technology, has become a promising candidate to construct L2 caches for high-end embedded processors. However, the long write latency limits the ...
Comments