skip to main content
10.1145/2897937.2897972acmotherconferencesArticle/Chapter ViewAbstractPublication PagesdacConference Proceedingsconference-collections
research-article
Public Access

A quantitative analysis on microarchitectures of modern CPU-FPGA platforms

Published:05 June 2016Publication History

ABSTRACT

CPU-FPGA heterogeneous acceleration platforms have shown great potential for continued performance and energy efficiency improvement for modern data centers, and have captured great attention from both academia and industry. However, it is nontrivial for users to choose the right platform among various PCIe and QPI based CPU-FPGA platforms from different vendors. This paper aims to find out what microarchitectural characteristics affect the performance, and how. We conduct our quantitative comparison and in-depth analysis on two representative platforms: QPI-based Intel-Altera HARP with coherent shared memory, and PCIe-based Alpha Data board with private device memory. We provide multiple insights for both application developers and platform designers.

References

  1. "Alpha Data ADM-PCIE-7V3 datasheet." {Online}. Available: http://www.alpha-data.com/pdfs/adm-pcie-7v3.pdfGoogle ScholarGoogle Scholar
  2. "SDAccel development environment." {Online}. Available: http://www.xilinx.com/products/design-tools/software-zone/sdaccel.htmlGoogle ScholarGoogle Scholar
  3. B. Brech et al., "IBM Data Engine for NoSQL - Power Systems Edition," IBM Systems Group, Tech. Rep., 2015.Google ScholarGoogle Scholar
  4. T. M. Brewer, "Instruction set innovations for the convey hc-1 computer," IEEE micro, no. 2, pp. 70--79, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. N. Chandramoorthy et al., "Exploring architectural heterogeneity in intelligent vision systems," in HPCA, 2015.Google ScholarGoogle Scholar
  6. Y.-T. Chen et al., "A novel high-throughput acceleration engine for read alignment," FCCM, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. J. Cong et al., "Composable accelerator-rich microprocessor enhanced for adaptivity and longevity," in ISLPED, 2013. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. S. Cook, CUDA programming: a developer's guide to parallel computing with GPUs. Newnes, 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. E. G. Cota et al., "An analysis of accelerator coupling in heterogeneous architectures," in DAC, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Z. Fang et al., "Measuring microarchitectural details of multi- and many-core memory systems through microbenchmarking," ACM TACO, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. A. Goldhammer et al., "Understanding performance of PCI express systems," Xilinx WP350, Sept, vol. 4, 2008.Google ScholarGoogle Scholar
  12. Intel, "Accelerator abstraction layer software programmer's guide."Google ScholarGoogle Scholar
  13. Intel, "Intel quickpath interconnect fpga core cache interface specification."Google ScholarGoogle Scholar
  14. J. Jang et al., "Energy-and time-efficient matrix multiplication on FPGAs," IEEE TVLSI, vol. 13, no. 11, pp. 1305--1319, 2005. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Nvidia, "Nvidia's next generation CUDA compute architecture: FERMI," Comput. Syst, vol. 26, pp. 63--72, 2009.Google ScholarGoogle Scholar
  16. A. Putnam et al., "A reconfigurable fabric for accelerating large-scale datacenter services," in ISCA, 2014. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. P. Rogers, "Heterogeneous system architecture overview," in Hot Chips, 2013.Google ScholarGoogle Scholar
  18. J. Shendure et al., "Next-generation dna sequencing," Nature biotechnology, vol. 26, no. 10, pp. 1135--1145, 2008.Google ScholarGoogle ScholarCross RefCross Ref
  19. J. Stuecheli et al., "CAPI: A coherent accelerator processor interface," IBM Journal of Research and Development, vol. 59, no. 1, pp. 7--1, 2015.Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. H. Wong et al., "Demystifying gpu microarchitecture through microbenchmarking," in ISPASS, 2010.Google ScholarGoogle Scholar
  21. S. Yesil et al., "Hardware accelerator design for data centers," in ICCAD, 2015. Google ScholarGoogle ScholarDigital LibraryDigital Library

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in
  • Published in

    cover image ACM Other conferences
    DAC '16: Proceedings of the 53rd Annual Design Automation Conference
    June 2016
    1048 pages
    ISBN:9781450342360
    DOI:10.1145/2897937

    Copyright © 2016 ACM

    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 5 June 2016

    Permissions

    Request permissions about this article.

    Request Permissions

    Check for updates

    Qualifiers

    • research-article

    Acceptance Rates

    Overall Acceptance Rate1,770of5,499submissions,32%

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader