Chen-Kang Lo
Ren-Song Tsay
Abstract
Although pipelined/out-of-order (PL/OO) execution features are commonly supported by the state-of-the-art bus designs, no existing manual Transaction-Level-Modeling (TLM) approaches can effectively construct fast and accurate simulation models for PL/OO buses. Mainly, the inherent high design complexity of concurrent PL/OO behaviors makes the manual approaches tedious and error-prone. To tackle the complicated modeling task, this article presents an automatic approach that performs systematic abstraction and generation of fast-and-accurate simulation models. The experimental results show that our approach reduces 21 times modeling efforts, while our generated models perform simulation an order of magnitude faster than Cycle-Accurate models with the same PL/OO transaction execution cycle counts preserved.
- AMBA 4.0. http://www.arm.com/products/system-ip/amba/amba-open-specifications.php.Google Scholar
- Beltrame, G., Sciuto, D., and Silvano, C. 2007. Multi-Accuracy Power and Performance Transaction-Level Modeling. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26, 10, 1830--1842. Google ScholarDigital Library
- Cai, L. and Gajski, D. 2003. Transaction level modeling: An overview. In Proceedings of the Conference on Hardware/Software Codesign and System Synthesis. 19--24. Google ScholarDigital Library
- Caldari, M., Conti, M., Coppola, M., Curaba, S., Pieralisi, L., and Turchetti, C. 2003. Transaction-level models for AMBA bus architecture using SystemC 2.0. In Proceedings of the Conference on Design, Automation and Test in Europe. 26--31. Google ScholarDigital Library
- CoWare. http://www.synopsys.com/Tools/SLD/Pages/default.aspx.Google Scholar
- D'Silva, V., Ramesh, S., and Sowmya, A. 2004. Synchronous Protocol FSM: A Framework for Modeling and Verification of SoC Communication Architectures. In Proceedings of the Conference on Design, Automation and Test in Europe. 20--27. Google ScholarDigital Library
- Gajski, D. D., Zhu, J., Dömer, R., Gerstlauer, A., and Zhao, S. 2000. SpecC: Specification Language and Methodology. Kluwer Academic Publishers.Google Scholar
- Ghenassia, F. 2005. Transaction-Level Modeling With SystemC: TLM Concepts and Applications for Embedded Systems. Springer. Google ScholarDigital Library
- Grötker, T., Liao, S., Martin, G., and Swan, S. 2002. System Design with SystemC. Kluwer Academic Publishers. Google ScholarDigital Library
- Harverinen, A., Leclercq, M., Weyrich, N., and Wingard, D. 2007. A SystemC#8482; OCP transaction level communication channel. Tech. Rep.Google Scholar
- Hsu, Z.-M., Yeh, J.-C., and Chuang, I.-Y. 2010. An Accurate System Architecture Refinement Methodology with Mixed Abstraction-Level Virtual Platform. In Proceedings of the Conference on Design, Automation and Test in Europe. 568--573. Google ScholarDigital Library
- Klingauf, W., Günzel, R., Bringmann, O., Parfuntseu, P., and Burton, M. 2006. GreenBus: a generic interconnect fabric for transaction level modeling. In Proceedings of the Design Automation Conference. 905--910. Google ScholarDigital Library
- Lo, C.-K., and Tsay, R.-S. 2009. Automatic generation of Cycle Accurate and Cycle Count Accurate transaction level bus models from a formal model. In Proceedings of the Asia and South Pacific Design Automation Conference. 558--563. Google ScholarDigital Library
- Lo, C.-K., Chen, L.-C., Wu, M.-H., and Tsay, R.-S. 2011. Cycle-count-accurate processor modeling for fast and accurate system-level simulation. In Proceedings of the Conference on Design, Automation and Test in Europe. 1--6.Google Scholar
- Michiels, T. 2004. Generating TLM bus models from formal protocol specifications. Presented at the European SystemC Users Group Meeting, 2004. Slides available at: http://www-ti.informatik.unituebingen.de/∼systemc/Documents/Presentation-9-SF_1_michiels.pdf.Google Scholar
- Morris Mano, M. 2002. Digital Design. Prentice Hall. Google ScholarDigital Library
- OCP-IP: Open Core Protocol International Partnership. www.ocpip.org.Google Scholar
- Ogawa, O., Bayon de Noyer, S., Chauvet, P., Shinohara, K., Watanabe, Y., Niizuma, H., Sasaki, T., and Takai, Y. 2003. A practical approach for bus architecture optimization at transaction level. In Proceedings of the Conference on Design, Automation and Test in Europe. 176--181. Google ScholarDigital Library
- Soc Designer. http://www.carbondesignsystems.com/SocDesignerPlus.aspx.Google Scholar
- OSCI TLM 2.0. http://www.systemc.org/home/.Google Scholar
- Pasricha, S., Dutt, N., and Ben-Romdhane, M. 2004. Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration. In Proceedings of the Design Automation Conference. 113--118. Google ScholarDigital Library
- Radetzki, M. and Salimi Khaligh, R. 2007. Modelling Alternatives for Cycle Approximate Bus TLMs. In Proceedings of the Forum on Design Languages (FDL). 74--79.Google Scholar
- Radetzki, M. and Salimi Khaligh, R. 2008. Accuracy-adaptive simulation of transaction level models. In Proceedings of the Conference on Design, Automation and Test in Europe. 788--791. Google ScholarDigital Library
- Rowson, J. A. and Sangiovanni-Vincentelli, A. 1997. Interface-based design. In Proceedings of the Design Automation Conference. 178--183. Google ScholarDigital Library
- Schirner, G. and Domer, R. 2007. Result-Oriented Modeling—A Novel Technique for Fast and Accurate TLM. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26, 9, 1688--1699. Google ScholarDigital Library
- Zhu, X. and Malik, S. 2002. A hierarchical modeling framework for on-chip communication architectures. In Proceedings of the International Conference on Computer-Aided Design. 663--670. Google ScholarDigital Library
Index Terms
- Automatic generation of high-speed accurate TLM models for out-of-order pipelined bus
Recommendations
Retargetable generation of TLM bus interfaces for MP-SoC platforms
CODES+ISSS '05: Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisIn order to meet flexibility, performance and energy efficiency constraints, future SoC (System-on-Chip) designs will contain an increasing number of heterogeneous processor cores combined with a complex communication architecture. Optimal platforms are ...
Analysis of system bus transaction vulnerability in systemC TLM design platform
CEA'09: Proceedings of the 3rd WSEAS international conference on Computer engineering and applicationsAs system-on-chip (SoC) becomes prevalent in the intelligent system applications, the reliability issue of SoC is getting more attention in the design industry while the SoC fabrication enters the very deep submicron technology. The system bus, such as ...
Fast exploration of bus-based communication architectures at the CCATB abstraction
Currently, system-on-chip (SoC) designs are becoming increasingly complex, with more and more components being integrated into a single SoC design. Communication between these components is increasingly dominating critical system paths and frequently ...
Comments