ABSTRACT
Tampering and Reverse Engineering of a chip to extract the hardware Intellectual Property (IP) core or to inject malicious alterations is a major concern. Digital systems susceptible to tampering are of immense concern to defense organizations. First, offshore chip manufacturing allows the design secrets of the IP cores to be transparent to the foundry and other entities along the production chain. Second, small malicious modifications to the design may not be detectable after fabrication without anti-tamper mechanisms. Some techniques have been developed in the past to improve the defense against such attacks but they tend to fall prey to the increasing power of the attacker. We present a new way to protect against tampering by a clever obfuscation of the design, which can be unlocked with a specific, dynamic path traversal. Hence, the functional mode of the controller is hidden with the help of obfuscated states, and the functional mode is made operational only on the formation of a specific interlocked Code-Word during state transition. No comparator is needed as the obfuscation is embedded within the transition function of the state machine itself. A side benefit is that any small alteration will be magnified via the obfuscated design. In other words, an alteration to the design will manifest itself as a large difference in the circuit's functionality. Experimental results on an Advanced Encryption Standard (AES) circuit from the open-source IP-cores suite suggest that the proposed method provides better active defense mechanisms against attacks with nominal (7.8%) area overhead.
- Foreign infringement of intellectuaal property rights implications on selected U.S. industries. http://www.usitc.gov/publications/332/working_papers/id_14_100505.pdf.Google Scholar
- Open Cores. http://www.opencores.org.Google Scholar
- Chakraborty, R., and Bhunia, S. Harpoon: An Obfuscation-Based SoC Design Methodology for Hardware Protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009. Google ScholarDigital Library
- Chakraborty, R., and Bhunia, S. RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation. In 23rd International Conference on VLSI Design, 2010. VLSID '10., pp. 405--410. Google ScholarDigital Library
- Fan, J., Guo, X., De Mulder, E., Schaumont, P., Preneel, B., and Verbauwhede, I. State-of-the-art of secure ECC implementations: a survey on known side-channel attacks and countermeasures. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2010.Google ScholarCross Ref
- Koushanfar, F. Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights Management. IEEE Transactions on Information Forensics and Security, (feb. 2012). Google ScholarDigital Library
- Narasimhan, S. and Chakraborty, R. and Bhunia, S. Hardware IP Protection During Evaluation Using Embedded Sequential Trojan. IEEE Design Test of Computers, (2011).Google Scholar
- Porter, R., Stone, S., Kim, Y., McDonald, J., and Starman, L. Dynamic Polymorphic Reconfiguration for anti-tamper circuits. In International Conference onField Programmable Logic and Applications, 2009. FPL 2009. (2009).Google ScholarCross Ref
Index Terms
- Interlocking obfuscation for anti-tamper hardware
Recommendations
Watermarking, tamper-proffing, and obfuscation: tools for software protection
We identify three types of attack on the intellectual property contained in software and three corresponding technical defenses. A defense against reverse engineering is obfuscation, a process that renders software unintelligible but still functional. A ...
Hardware-Assisted Circumvention of Self-Hashing Software Tamper Resistance
Self-hashing has been proposed as a technique for verifying software integrity. Appealing aspects of this approach to software tamper resistance include the promise of being able to verify the integrity of software independent of the external support ...
Comments