Alon Gluska
ABSTRACT
Abstract modeling has been widely used, albeit independently, for both formal verification and high-level modeling of SoC designs. In this paper we show that proper selection of modeling language and abstraction level can make the same code useful for both formal and simulation-based techniques. The abstract model enables architecture exploration and the development of verification collateral pre-RTL, and can be used as a behavioral checker in simulation against the RTL and in hardware emulation. In parallel, it enables applying formal verification techniques to verify the specification and implementation of the design. We provide examples of the successful application of abstract models developed in SystemVerilog in the course of the verification of the newest Intel® Core™ microprocessor.
- J. Yuan, C. Pixley (et al.). Constraint-Based Verification. Springer, 2006. Google Scholar
Digital Library
- H. Carter, S. Hemmady. Metric-Driven Design Verification. Springer, 2007.Google ScholarCross Ref
- A. Flaisher, A. Gluska and E. Singerman. Case study: Integrating FV and DV within the Verification of Intel® Core#8482;2 Microprocessor. FMCAD, 2007. Google ScholarDigital Library
- B. Bailey, G. Martin, A. Piziali, ESL Design and Verification: A Prescription for Electronic System Level Methodology. Morgan Kaufmann/Elsevier, 2007. Google ScholarDigital Library
- J. Bergeron, Verification Methodology Manual for SystemVerilog, Springer 2006. Google ScholarDigital Library
- S. Kundu, M. Ganai, R. Gupta, Partial Order Reduction for Scalable Testing of SystemC TLM Designs. DAC 2008. Google ScholarDigital Library
- R. Beers, Pre-RTL Formal Verification: An Intel Experience, DAC 2008. Google ScholarDigital Library
- M. Vardi, Formal Techniques for SystemC Verification. In DAC 2007. Google ScholarDigital Library
- D. Kroening and S. Seshia, Formal Verification at Higher Levels of Abstraction, ICCAD 2007. Google ScholarDigital Library
- D. Karlsson, P. Eles, Z. Peng, Formal verification of SystemC designs using a petri-net based representation, DATE 2006 Google ScholarDigital Library
Index Terms
- Shortening the verification cycle with synthesizable abstract models
Recommendations
Verification of SpecC using predicate abstraction
Languages such as SystemC or SpecC offer modeling of hardware and whole system designs at a high level of abstraction. However, formal verification techniques are widely applied in the hardware design industry only for low level designs, such as a ...
Elements of Style: Analyzing a Software Design Feature with a Counterexample Detector
Special issue: best papers of the 1996 international symposium on software testing and analysis ISSTA'96We demonstrate how Nitpick, a specification checker, can be applied to the design of a style mechanism for a word processor. The design is cast, along with some expected properties, in a subset of Z. Nitpick checks a property by enumerating all possible ...
Local abstract verification and refinement of security protocols
FMSE '08: Proceedings of the 6th ACM workshop on Formal methods in security engineeringThe verification problem for security protocols is undecidable, but it is feasible to verify protocols by abstract interpretation. This paper presents a method based on local abstraction and refinement for verifying security protocols terminably. Local ...
Comments