Dave Whipp
ABSTRACT
A typical hardware development flow starts the verification process concurrently with RTL, but the overall schedule becomes limited by the effort required to complete all the necessary verification tasks. Being the limiting factor, verification schedules become unpredictable, often resulting in slippage of the tapeout dates. This paper looks at ways to restructure the flow to complete a significant part of this effort during the architectural phase of the project, prior to the start of RTL. This front-loading of the schedule allows a smaller verification team to complete the process with a tighter schedule.
- SystemC: http://systemc.orgGoogle Scholar
- Adnan Hamid. "Hope is Not a Verification Strategy -- http://www.designcon.com/infovault/paper.asp?PAPER_ID=323 (DesignCon 2008)Google Scholar
- Harry Foster, Adam Krolnik, David Lacey -- "Assertion-Based Design" section 1.4.3 (page 19). Google ScholarDigital Library
- Dave Whipp, "Transaction Assertions in an Interface Definition Language" (DesignCon 2008) -- http://dave.whipp.name/dv/designcon2008_paper.docGoogle Scholar
- IP-XACT: http://spiritconsortium.org/homeGoogle Scholar
Index Terms
- Exploiting "architecture for verification" to streamline the verification process
Recommendations
Verification of SpecC using predicate abstraction
Languages such as SystemC or SpecC offer modeling of hardware and whole system designs at a high level of abstraction. However, formal verification techniques are widely applied in the hardware design industry only for low level designs, such as a ...
Exploiting PSL standard assertions in a theorem-proving-based verification environment
GLSVLSI '05: Proceedings of the 15th ACM Great Lakes symposium on VLSIAssertion-based design is becoming more widely used in industry. However, little has been done to take advantage of existing design assertions in the theorem-proving verification environments. In this paper, we present our work on development of the ...
Template-based program verification and program synthesis
Program verification is the task of automatically generating proofs for a program's compliance with a given specification. Program synthesis is the task of automatically generating a program that meets a given specification. Both program verification ...
Comments