Eduardo Conrad
ABSTRACT
The design of analog integrated circuits together with mixed-signal applications in deep sub-micron technologies is a difficult task, since state-of-the-art technologies and minimum channel length transistors, suitable for digital circuits, are very rarely optimized for analog block design. Non-desired effects are present shortest transistors, leading mainly to a high output conductance, which is disadvantageous for gain in the stages. In this work, we present measurement results supporting the associations of transistors concept to be used in such applications: the T-Shaped Transistor (TST). The main characteristic of this association is its trapezoidal nature, with no limit on the sizes of the unit composite transistors, providing lower output conductance and saturation voltage in comparison to regular configurations. Such electrical characteristics are demonstrated by means of electrical simulations and electrical measurements of a test chip fabricated by MOSIS in an IBM 0.18μm CMOS process.
- GIRARDI, A.; CORTES, F. P.; CONRAD JR., E.; BAMPI, S. T-Shaped Association of Transistors: Modeling of Multiple Channel Lengths and Regular Associations. In: Symposium on Integrated Circuits and Systems Design, SBCCI, 2005. Proceedings.. 2005. Google Scholar
Digital Library
- GALUP-MONTORO, C.; SCHNEIDER, M.; LOSS, I. Series-Parallel Association of FET's for High Gain and High Frequency Applications. IEEE Journal of Solid-State Circuits, v.29, n.9, Sept. 1994.Google ScholarCross Ref
- GIRARDI, A.; BAMPI, S. LIT - an automatic layout generation tool for trapezoidal association of transistors for basic analog building blocks. In: DESIGN AUTOMATION AND TEST IN EUROPE, 2003. Proceedings, Piscataway, NJ: IEEE, 2004. Google ScholarDigital Library
- CUNHA, A. I. A.; SCHNEIDER, M. C.; GALUP-MONTORO, C. An MOS Transistor Model for Analog Circuit Design. IEEE Journal of Solid-State Circuits, v.33, n.10, p.1510--1519, Oct. 1998.Google ScholarCross Ref
- TSIVIDIS, Y. Operation and Modeling of the MOS Transistor. 2nd ed. Oxford: Oxford University Press, 1999. 620p. Google ScholarDigital Library
- CHOI, J. H. Mixed-Signal Analog-Digital Circuits Design on the Pre-Diffused Digital Array Using Trapezoidal Association of Transistors. 2001. PhD Thesis. Universidade Federal do Rio Grande do Sul, Porto Alegre-RS.Google Scholar
- VEERAVALLI, A.; SÁNCHEZ-SINENCIO, E.; SILVA-MARTINEZ, J. Transconductance Amplifier Structures With Very Small Transconductances: a comparative design approach. IEEE Journal of Solid-State Circuits, v.37, n.6, p.770--775, June 2002.Google ScholarCross Ref
- ENZ, C. Low-Power HF Microelectronics: a unified approach. 1996. p.247--299.Google Scholar
- RAJPUT, S. S.; JAMUAR, S. S. Low Voltage Analog Circuit Design Techniques. IEEE Circuits and Systems Magazine, v.2, n.1, p.24--42, 2002.Google Scholar
- CAMACHO-GALEANO, E. M.; GALUP-MONTORO, C.; SCHNEIDER, M. C. A 2- nW 1.1-V Self--Biased Current Reference in CMOS Technology. IEEE Transactions on Circuits and Systems - II: Express Briefs, v.52, n.2, p.61--65, Feb. 2005.Google ScholarCross Ref
- LEE, H.; LEUNG, K. N.; MOK, P. K. T. Low-Voltage Analog Circuit Techniques Using Bias-Current Re-tilization, Self-Biasing and Signal Superposition. In: IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2005. Proceedings.. Piscataway: IEEE, 2005. p.533--536.Google Scholar
Index Terms
- Early voltage and saturation voltage improvement in deep sub-micron technologies using associations of transistors
Recommendations
Analytical modeling of threshold voltage for symmetrical silicon nano-tube field-effect-transistors (Si-NT FETs)
In this paper, an analytical model of the threshold voltage for short-channel symmetrical silicon nano-tube field-effect-transistors (Si-NT FETs) is presented. The three-dimensional (3D) Poisson equation in cylindrical coordinates has been solved with ...
Low-voltage limitations of deep-sub-100-nm CMOS LSIs: view of memory designers
GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSIDeep-sub-100-nm CMOS LSIs using a bulk CMOS device and a planar double-gate FD-SOI device are compared in terms of the low-voltage limitation of RAM cells, sense amplifiers, and logic gates. The limitation strongly depends on the ever-larger VT ...
A SPICE model of silicon tunneling field-effect transistors
In this study, we propose a precise model of silicon tunneling field-effect transistors (TFETs) by modifying the Kane-Sze tunneling formula. In our model, a reference device is calibrated by utilizing TCAD and SPICE simulation. Electrical parameters ...
Comments