Andreas Moshovos
Abstract
It has been shown that many requests miss in all remote nodes in shared memory multiprocessors. We are motivated by the observation that this behavior extends to much coarser grain areas of memory. We define a region to be a continuous, aligned memory area whose size is a power of two and observe that many requests find that no other node caches a block in the same region even for regions as large as 16K bytes. We propose RegionScout, a family of simple filter mechanisms that dynamically detect most non-shared regions. A node with a RegionScout filter can determine in advance that a request will miss in all remote nodes. RegionScout filters are implemented as a layered extension over existing snoop-based coherence systems. They require no changes to existing coherence protocols or caches and impose no constraints on what can be cached simultaneously. Their operation is completely transparent to software and the operating system. RegionScout filters require little additional storage and a single additional global signal. These characteristics are made possible by utilizing imprecise information about the regions cached in each node. Since they rely on dynamically collected information RegionScout filters can adapt to changing sharing patterns. We present two applications of RegionScout: In the first RegionScout is used to avoid broadcasts for non-shared regions thus reducing bandwidth. In the second RegionScout is used to avoid snoop induced tag lookups thus reducing energy.
- {1} --, MIPS R10000 Microprocessor User's Manual v2.0, MIPS Technologies, Inc., January 1997.Google Scholar
- {2} M. Abramovici, M. A. Breuer, A. D. Friedman, Digital Systems Testing & Testable Design, Wiley-IEEE Computer Society Press, January 1993.Google Scholar
- {3} P. Bannon, B. Lilly, D. Asher, M. Steinman, D. Webb, R. Tan, and T. Litt. Alpha 21364: A Single-Chip Shared Memory Multiprocessor, Government Microcircuits Applications Conference 2001, Digest of Papers, Defense Technical Information Center, Belvoir, Va., March 2001.Google Scholar
- {4} L. A. Barroso, K. Gharachorloo, R. McNamara, A. Nowatzyk, S. Qadeer, B. Sano, S. Smith, R. Stets, and B. Verghese. Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In Proc. of the 27th Annual International Symposium on Computer Architecture, June 2000. Google ScholarDigital Library
- {5} B. Bloom. Space/time trade-offs in hash coding with allowable errors. Communications of ACM, pages 13(7):422-426, July 1970. Google ScholarDigital Library
- {6} D. Burger and T. Austin. The Simplescalar Tool Set v2.0, Technical Report UW-CS-97-1342. Computer Sciences Department, University of Wisconsin-Madison , June 1997.Google Scholar
- {7} D. Brooks, V. Tiwari M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimization. In Proc. of the 27th Annual International Symposium on Computer Architecture, June 2000. Google ScholarDigital Library
- {8} J. F. Cantin, M. H. Lipasti and J. E. Smith, Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking, In Proc. of the 32nd Annual International Symposium on Computer Architecture, June 2005. Google ScholarDigital Library
- {9} A. Charlesworth. Starfire: Extending the SMP Envelope. IEEE Micro, vol. 18, No. 1, Jan./Feb. 1998. Google ScholarDigital Library
- {10} Z. Cvetanovic: Performance Analysis of the Alpha 21364-Based HP GS1280 Multiprocessor. In Proc. of the 30th Annual International Symposium on Computer Architecture, June 2003. Google ScholarDigital Library
- {11} W. J. Dally and J. W. Poulton. Digital Systems Engineering. Cambridge University Press, 1998. Google ScholarDigital Library
- {12} M. Ekman, F. Dahlgren, and P. Stenström, TLB and Snoop Energy-Reduction using Virtual Caches for Low-Power Chip-Multiprocessors. In Proc. of ACM International Symposium on Low Power Electronics and Design, August 2002. Google ScholarDigital Library
- {13} M. Ekman, F. Dahlgren, and P. Stenström: Evaluation of Snoop-Energy Reduction Techniques for Chip-Multiprocessors. In Proc. of the First Workshop on Duplicating, Deconstructing, and Debunking, May 2002.Google Scholar
- {14} L. Hammond, B. Hubbert, M. Siu, M. Prabhu, M. Chen, and K. Olukotun. The Stanford Hydra CMP, IEEE MICRO Magazine, March-April 2000. Google ScholarDigital Library
- {15} N. Hardavellas, S. Somogyi, T. F. Wenisch, R. E. Wunderlich, S. Chen, J. Kim, B. Falsafi, J. Hoe and A. G. Nowatzyk, SimFlex: A Fast, Accurate, Flexible Full-System Simulation Framework for Performance Evaluation of Server Architecture, SIGMETRICS Performance Evaluation Review, Vol. 31, No. 4, pp. 31-35, March 2004. Google ScholarDigital Library
- {16} J. Huh, D. Burger, and S. W. Keckler. Exploring the design space of future CMPs. In Proc. 10th International Conference on Parallel Architectures and Compilation Techniques, September 2001. Google ScholarDigital Library
- {17} S. Kaxiras and C. Young. Coherence Communication Prediction in Shared-Memory Multiprocessors. In Proc. of the Sixth IEEE Symposium on High-Performance Computer Architecture, Jan. 2000.Google Scholar
- {18} R. E. Kessler and R. Jooss and A. Lebeck and M. D. Hill, Inexpensive implementations of set-associativity. In the Proceedings of the 16th Annual International Symposium on Computer Architecture, 1989. Google ScholarDigital Library
- {19} A.-C. Lai and B. Falsafi. Memory Sharing Predictor: The Key to a Speculative Coherent DSM. In Proc. of the 26th Annual International Symposium on Computer Architecture, May 1999. Google ScholarDigital Library
- {20} J. Li, J. F. Màrtinèz and M. C. Huang, The Thrifty Barrier: Energy-Aware Synchronization in Shared-Memory Multiprocessors, In Proc. of the 10th Annual International Symposium on High Performance Computer Architecture, Feb. 2004. Google ScholarDigital Library
- {21} N. Manjikian, Multiprocessor Enhancements of the SimpleScalar Tool Set, ACM Computer Architecture News, Vol. 29, No. 1, March 2001. Google ScholarDigital Library
- {22} M. M. K. Martin, M. D. Hill, and D. A. Wood. Token Coherence: Decoupling Performance and Correctness. In Proc. of the 30th Annual International Symposium on Computer Architecture, June 2003. Google ScholarDigital Library
- {23} M. M. K. Martin, P. J. Harper, D. J. Sorin, M. D. Hill, and D. A. Wood. Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors. In Proc. of the 30th Annual International Symposium on Computer Architecture, June 2003. Google ScholarDigital Library
- {24} M. M. K. Martin, D. J. Sorin, M. D. Hill, D. A. Wood, Bandwidth Adaptive Snooping, In Proc. of the 8th International Symposium on High- Performance Computer Architecture, January 2002. Google ScholarDigital Library
- {25} J. M. Mellor-Crummey and M. L. Scott. Algorithms for Scalable Synchronization on Shared-Memory Multiprocessors, ACM Transactions on Computer Systems, February 1991. Google ScholarDigital Library
- {26} A. Moshovos, Exploiting Coarse Grain Non-Shared Regions in Snoopy Coherent Multiprocessors, Technical Report, Computer Engineering Group, University of Toronto, Dec. 2003.Google Scholar
- {27} A. Moshovos, G. Memik, B. Falsafi, and A. Choudhary. Jetty: Filtering snoops for reduced energy consumption in SMP servers. In Proc. of the 7th International Symposium on High- Performance Computer Architecture, January 2001. Google ScholarDigital Library
- {28} S. S. Mukherjee and M. D. Hill. Using Prediction to Accelerate Coherence Protocols. In Proc. of the 25th Annual International Symposium on Computer Architecture, June 1998. Google ScholarDigital Library
- {29} J. Nilsson, A. Landin, P. Stenström. Coherence Predictor Cache: A Resource Efficient Coherence Message Prediction Infrastructure. In Proc. of the 6th IEEE International Symposium on Parallel and Distributed Processing Symposium, April 2003. Google ScholarDigital Library
- {30} C. Saldanha and M. H. Lipasti, Power Efficient Cache Coherence, High Performance Memory Systems, edited by H. Hadimiouglu, D. Kaeli, J. Kuskin, A. Nanda, and J. Torrellas, Springer-Verlag, 2003. Google ScholarDigital Library
- {31} S. Somogyi, T. F. Wenisch, N. Hardavellas, J. Kim, A. Ailamaki and B. Falsafi, Memory Coherence Activity Prediction in Commercial Workloads, IEEE Workshop on Memory Performance Issues, June 2004. Google ScholarDigital Library
- {32} J. M. Tendler, J. S. Dodson, J. S. Fields, Jr., H. Le, and B. Sinharoy. POWER4 system microarchitecture. IBM Journal of Research and Development, vol. 46, No. 1, January 2002. Google ScholarDigital Library
- {33} S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proc. of the 22nd Annual International Symposium on Computer Architecture, June 1995. Google ScholarDigital Library
- {34} D. A. Wood and M. D. Hill. Cost-effective parallel computing. IEEE Computer Magazine, 28(2), Feb. 1995. Google ScholarDigital Library
Index Terms
- RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence
Recommendations
RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence
ISCA '05: Proceedings of the 32nd annual international symposium on Computer ArchitectureIt has been shown that many requests miss in all remote nodes in shared memory multiprocessors. We are motivated by the observation that this behavior extends to much coarser grain areas of memory. We define a region to be a continuous, aligned memory ...
TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs
Translation Lookaside Buffers (TLBs) are critical to overall system performance. Much past research has addressed uniprocessor TLBs, lowering access times and miss rates. However, as Chip MultiProcessors (CMPs) become ubiquitous, TLB design and ...
Comments