Paper
14 March 2012 Fast optical proximity correction with timing optimization ready standard cells
Yifan Qu, Chun Huat Heng, Arthur Tay, Tong Heng Lee
Author Affiliations +
Abstract
Resolution enhancement techniques (RET) such as optical proximity correction (OPC) has become an integral part of the fabrication of integrated circuits to maintain the edge placement integrity of the original circuit design. Conventional OPC schemes are usually shape driven and full chip based, resulting in unpredictability in electrical behavior and huge computational effort. To overcome these drawbacks, a new OPC methodology which is electrically driven and based on cell-wise optimization is proposed. Simulation results when compared to conventional OPC approaches in the literature demonstrate better timing accuracy with reduced mask cost. Depending of the circuit test-set, an average run-time improvement between 3 to 8 times is achieved for circuit size with 100 - 400 cells. Further improvements can be obtained by adopting a hybrid approach by only optimizing the timing performance of critical paths. For the hybrid approach, better timing accuracy can be achieved while incurring little penalty on mask cost.
© (2012) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yifan Qu, Chun Huat Heng, Arthur Tay, and Tong Heng Lee "Fast optical proximity correction with timing optimization ready standard cells", Proc. SPIE 8327, Design for Manufacturability through Design-Process Integration VI, 832714 (14 March 2012); https://doi.org/10.1117/12.916124
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Optical proximity correction

Photomasks

Diffusion

Resolution enhancement technologies

Lithography

Performance modeling

Transistors

RELATED CONTENT


Back to Top