Validation and reliability assessment of board level drop test of chip-scale-packaging

Tuan-Yu Hung; Chan-Yen Chou; Ming-Chih Yew; Kuo-Ning Chiang

doi:10.1117/12.839037

24 August 2009 Validation and reliability assessment of board level drop test of chip-scale-packaging

Tuan-Yu Hung, Chan-Yen Chou, Ming-Chih Yew, Kuo-Ning Chiang

Proceedings Volume 7375, ICEM 2008: International Conference on Experimental Mechanics 2008; 73750U (2009) https://doi.org/10.1117/12.839037
Event: International Conference on Experimental Mechanics 2008 and Seventh Asian Conference on Experimental Mechanics, 2008, Nanjing, China

Abstract

The main objective of this study is to develop a stress-buffer-improved package that is subjected to a board level drop test under a specific-G impact level. In this regard, both the drop test experiment and the ANSYS/LS-DYNA simulations are carried out. Several studies have shown that the solder joints having the brittle intermetallic compound (IMC) layers within the wafer level chip scale packaging (WLCSP) are the weakest part. For the most part, this is due to the large relative motion occurring between the board and the chip. In addition, the stress buffer layer exhibiting a relatively large elongation which reduces the impact on the solder balls. Meanwhile, the novel stress-buffer-improve package's failure mode is different from the convention WLCSP structure which shifts to the trace damage of the chip side. The leading concern between the solder ball and trace damage is the critical region where failure occurred owing to the stress concentration effect. During the drop test experiment, the proposed stress-buffer-improved package is able to survive over 100 drops (most packages survived at above 200 drops). Hence, this drop performance very much surpasses the Joint Electron Device Engineering Council (JEDEC) criterion (drop number is 30 times). Nevertheless, the metal traces which are embedded in the stress buffer layer suffered relatively larger deformation. Generally, the stress concentration occurs at a single position, much like the trace/pad connecting junction in the analysis of detailed stress-buffer-improved package. Finally, the predict result in finite element (FE) analysis is similar to the broken metal trace's failure analysis in the drop test experiment.

Citation Download Citation

Tuan-Yu Hung, Chan-Yen Chou, Ming-Chih Yew, and Kuo-Ning Chiang "Validation and reliability assessment of board level drop test of chip-scale-packaging", Proc. SPIE 7375, ICEM 2008: International Conference on Experimental Mechanics 2008, 73750U (24 August 2009); https://doi.org/10.1117/12.839037

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available