Application of CPL mask for whole chip 65nm DRAM patterning

Orson Lin; Richard Hung; Booky Lee; Yuan-Hsun Wu; Makoto Kozuma; Chiang-Lin Shih; Jengping Lin; Michael Hsu; Stephen D. Hsu

doi:10.1117/12.617230

28 June 2005 Application of CPL mask for whole chip 65nm DRAM patterning

Orson Lin, Richard Hung, Booky Lee, Yuan-Hsun Wu, Makoto Kozuma, Chiang-Lin Shih, Jengping Lin, Michael Hsu, Stephen D. Hsu

Author Affiliations +

Proceedings Volume 5853, Photomask and Next-Generation Lithography Mask Technology XII; (2005) https://doi.org/10.1117/12.617230
Event: Photomask and Next Generation Lithography Mask Technology XII, 2005, Yokohama, Japan

Abstract

To extend the application of ArF exposure tool, CPL is one of the most powerful technologies for the resolution enhancement. From previous study, the 2nd level writing by E-Beam writer has been developed to ensure the manufacturability of CPL process. To fulfill the application of CPL Mask, we implemented this technology for 65nm DRAM patterning. First we studied the performance and characteristics of CPL mask with optimized exposure illumination setting for the desired pattern and dimension of 65nm DRAM. Then the mask data for CPL mask manufacture has been generated by modeled pattern decomposition approach together with rule and modeled OPC. This was accomplished by using an engine named MaskWeaver. For the manufacture of CPL mask, we used a binary mask and the Qz was etched for the 180 degrees phase difference. We utilized a 2nd level writing by an E-Beam writer to make the zebra pattern that was generated by the engine for the optimized patterning performance. The exposure tool we utilized for the verification of wafer patterning is an advanced 193nm exposure system. The process performance indexes such as MEEF, process window, CD uniformity were collected to show the capability of CPL process. Also, simulation and empirical data were compared to verify the performance of CPL technology. So by using an optimized CPL technology included mask data generation skill, mask making specifications, and ArF illumination optimization, we can meet the manufacture requirement of 65nm DRAM.

Citation Download Citation

Orson Lin, Richard Hung, Booky Lee, Yuan-Hsun Wu, Makoto Kozuma, Chiang-Lin Shih, Jengping Lin, Michael Hsu, and Stephen D. Hsu "Application of CPL mask for whole chip 65nm DRAM patterning", Proc. SPIE 5853, Photomask and Next-Generation Lithography Mask Technology XII, (28 June 2005); https://doi.org/10.1117/12.617230

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available