Paper
14 September 2001 Evaluating device design rules based on lithographic capability
Scott P. Warrick, Chris J. Smith, Matt Monroe, Carroll Casteel, Mark Zaleski
Author Affiliations +
Abstract
This paper demonstrates a method of analysis to determine a minimum achievable overlay design rule, for an existing stepper tool set in a high volume manufacturing fab. Overlay parameters and Critical Dimensions are considered in an overlay budget applying a modified algorithm to the evaluation of reticle errors, tool performance, and design rule analysis. The modified algorithm is used to determine the capability of an installed tool set of high NA steppers to meet the aggressive overlay requirements for advanced BiCMOS device performance. Design rule boundaries and tool set capability are thoroughly investigated. Experimental results from lithographic tests are used in a modified algorithm to determine the capability of running with current design rules or requiring a change for manufacturability. The impact of writing reticles to tighter specifications for both Critical Dimensions and pattern placement are considered. This study provides a method for chip designers and process engineers to determine the lithographic capability of an installed tool set where a part will eventually be fabricated. The results demonstrate that design rules demand optimum tool performance for overlay and CD control as well as provide a tool for the evaluation of continuous improvement.
© (2001) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Scott P. Warrick, Chris J. Smith, Matt Monroe, Carroll Casteel, and Mark Zaleski "Evaluating device design rules based on lithographic capability", Proc. SPIE 4346, Optical Microlithography XIV, (14 September 2001); https://doi.org/10.1117/12.435792
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Overlay metrology

Critical dimension metrology

Reticles

Process control

Semiconducting wafers

Lithography

Optical alignment

RELATED CONTENT

Industrial strength lithography APC
Proceedings of SPIE (July 01 2003)
Overlay considerations for 300-mm lithography
Proceedings of SPIE (June 02 2003)
New approach to correlating overlay and yield
Proceedings of SPIE (June 14 1999)
Overlay Tolerances For Vlsi Using Wafer Steppers
Proceedings of SPIE (January 01 1988)

Back to Top