3-D CMOS Circuits Based on Low-Loss Vertical Interconnects on Parylene-N | IEEE Journals & Magazine | IEEE Xplore