System level hardware testing of a high speed MAP decoder implemented on FPGA | IEEE Conference Publication | IEEE Xplore