Maximising Parallel Memory Access for Low Latency FPGA Designs | IEEE Conference Publication | IEEE Xplore