A novel VLSI architecture for the full search block matching algorithm using systolic array | IEEE Conference Publication | IEEE Xplore