Applying temporal logic verification and synthesis to manufacturing systems | IEEE Conference Publication | IEEE Xplore