Design of an algorithmic Wallace multiplier using high speed counters | IEEE Conference Publication | IEEE Xplore