Exploiting Outer Loop Parallelism of Nested Loop on Coarse-Grained Reconfigurable Architectures | IEEE Conference Publication | IEEE Xplore