TAO-BIST: a framework for testability analysis and optimization of RTL circuits for BIST | IEEE Conference Publication | IEEE Xplore