45nm low-power CMOS SoC technology with aggressive reduction of random variation for SRAM and analog transistors | IEEE Conference Publication | IEEE Xplore