A Parallel VLSI Architecture for Layered Decoding for Array LDPC Codes | IEEE Conference Publication | IEEE Xplore