Reversible Logic Synthesis with Output Permutation | IEEE Conference Publication | IEEE Xplore