Optimum and heuristic synthesis of multiple word-length architectures | IEEE Journals & Magazine | IEEE Xplore