Process Variation-Aware Timing Optimization for Dynamic and Mixed-Static-Dynamic CMOS Logic | IEEE Journals & Magazine | IEEE Xplore