Yield Prediction for Integrated Circuits Manufacturing Through Hierarchical Bayesian Modeling of Spatial Defects | IEEE Journals & Magazine | IEEE Xplore