The Design of a 16-Channel 15 ps TDC Implemented in a 65 nm FPGA | IEEE Journals & Magazine | IEEE Xplore