Redundancy architectures for channel-based 3D DRAM yield improvement | IEEE Conference Publication | IEEE Xplore