Cost-effective approach for reducing soft error failure rate in logic circuits | IEEE Conference Publication | IEEE Xplore