The Impact of Device Footprint Scaling on High-Performance CMOS Logic Technology | IEEE Journals & Magazine | IEEE Xplore