Graph-Constrained Sparse Performance Modeling for Analog Circuit Optimization via SDP Relaxation | IEEE Journals & Magazine | IEEE Xplore