Evaluation of Power Constant Dual-Rail Logics Countermeasures against DPA with Design Time Security Metrics | IEEE Journals & Magazine | IEEE Xplore