Verification of models for fabrication of Arsenic source-drains in VLSI MOSFET's | IEEE Journals & Magazine | IEEE Xplore