A 6T SRAM cell based pipelined 2R/1W memory design using 28nm UTBB-FDSOI | IEEE Conference Publication | IEEE Xplore