A high-throughput area efficient FPGA implementation of AES-128 Encryption | IEEE Conference Publication | IEEE Xplore