Asynchronous and synchronous designs for low-power FDSOI CMOS process optimized for subthreshold operation at 0.3V VDD | IEEE Conference Publication | IEEE Xplore