Power efficiency benchmarking of a partially reconfigurable, many-tile system implemented on a Xilinx Virtex-6 FPGA | IEEE Conference Publication | IEEE Xplore