A restricted dynamically reconfigurable architecture for low power processors | IEEE Conference Publication | IEEE Xplore