Highly fault-tolerant FPGA processor by degrading strategy | IEEE Conference Publication | IEEE Xplore