Design methodology of an ASIC TRNG based on an open-loop delay chain | IEEE Conference Publication | IEEE Xplore