Computing with nanoscale memory: Model and architecture | IEEE Conference Publication | IEEE Xplore